mirror of
https://github.com/switchbrew/libnx.git
synced 2025-06-21 04:22:50 +02:00
cache: need an isb barrier on icache invalidate
I don't have a switch but on r-pi4 it's easy to reproduce problems without this Instruction Synchronization Barrier. Better be safe than having "fun" dealing with super rare crashes.
This commit is contained in:
parent
8b17648d0b
commit
79c43a5850
@ -88,6 +88,7 @@ armICacheInvalidate_L0:
|
||||
bcc armICacheInvalidate_L0
|
||||
|
||||
dsb sy
|
||||
isb
|
||||
|
||||
strb wzr, [x0, #0x104]
|
||||
|
||||
|
Loading…
Reference in New Issue
Block a user