mirror of
https://github.com/switchbrew/libnx.git
synced 2025-06-22 21:02:39 +02:00
b577367011
Added PARCEL_LOGGING define in parcel.c. Fixed the 'code' value used in gfxproducerQueueBuffer(). Moved some gfxproducer init into nvgfx. Moved some nvgfx event init into nvgfxEventInit(). Updated the code using gfxproducerBufferInit() for setting the nvmap-handles. Disabled a nvQueryEvent() call which now fails. Other changes. The setup framebuf/windowbuf is now displayed.
108 lines
4.9 KiB
C
108 lines
4.9 KiB
C
typedef struct {
|
|
u32 arch; // 0x120 (NVGPU_GPU_ARCH_GM200)
|
|
u32 impl; // 0xB (NVGPU_GPU_IMPL_GM20B)
|
|
u32 rev; // 0xA1 (Revision A1)
|
|
u32 num_gpc; // 0x1
|
|
u64 L2_cache_size; // 0x40000
|
|
u64 on_board_video_memory_size; // 0x0 (not used)
|
|
u32 num_tpc_per_gpc; // 0x2
|
|
u32 bus_type; // 0x20 (NVGPU_GPU_BUS_TYPE_AXI)
|
|
u32 big_page_size; // 0x20000
|
|
u32 compression_page_size; // 0x20000
|
|
u32 pde_coverage_bit_count; // 0x1B
|
|
u32 available_big_page_sizes; // 0x30000
|
|
u32 gpc_mask; // 0x1
|
|
u32 sm_arch_sm_version; // 0x503 (Maxwell Generation 5.0.3?)
|
|
u32 sm_arch_spa_version; // 0x503 (Maxwell Generation 5.0.3?)
|
|
u32 sm_arch_warp_count; // 0x80
|
|
u32 gpu_va_bit_count; // 0x28
|
|
u32 reserved; // NULL
|
|
u64 flags; // 0x55
|
|
u32 twod_class; // 0x902D (FERMI_TWOD_A)
|
|
u32 threed_class; // 0xB197 (MAXWELL_B)
|
|
u32 compute_class; // 0xB1C0 (MAXWELL_COMPUTE_B)
|
|
u32 gpfifo_class; // 0xB06F (MAXWELL_CHANNEL_GPFIFO_A)
|
|
u32 inline_to_memory_class; // 0xA140 (KEPLER_INLINE_TO_MEMORY_B)
|
|
u32 dma_copy_class; // 0xB0B5 (MAXWELL_DMA_COPY_A)
|
|
u32 max_fbps_count; // 0x1
|
|
u32 fbp_en_mask; // 0x0 (disabled)
|
|
u32 max_ltc_per_fbp; // 0x2
|
|
u32 max_lts_per_ltc; // 0x1
|
|
u32 max_tex_per_tpc; // 0x0 (not supported)
|
|
u32 max_gpc_count; // 0x1
|
|
u32 rop_l2_en_mask_0; // 0x21D70 (fuse_status_opt_rop_l2_fbp_r)
|
|
u32 rop_l2_en_mask_1; // 0x0
|
|
u64 chipname; // 0x6230326D67 ("gm20b")
|
|
u64 gr_compbit_store_base_hw; // 0x0 (not supported)
|
|
} gpu_characteristics;
|
|
|
|
typedef struct {
|
|
u64 offset;
|
|
u32 page_size;
|
|
u32 pad;
|
|
u64 pages;
|
|
} nvioctl_va_region;
|
|
|
|
typedef struct {
|
|
u32 mask; // always 0x07
|
|
u32 flush; // active flush bit field
|
|
} nvioctl_l2_state;
|
|
|
|
typedef struct {
|
|
u32 id;
|
|
u32 value;
|
|
} nvioctl_fence;
|
|
|
|
typedef struct {
|
|
u32 entry0;
|
|
u32 entry1;
|
|
} nvioctl_gpfifo_entry;
|
|
|
|
//Used with nvioctlChannel_AllocObjCtx().
|
|
enum nvioctl_channel_obj_classnum {
|
|
NVIOCTL_CHANNEL_OBJ_CLASSNUM_2d = 0x902D,
|
|
NVIOCTL_CHANNEL_OBJ_CLASSNUM_3d = 0xB197,
|
|
NVIOCTL_CHANNEL_OBJ_CLASSNUM_compute = 0xB1C0,
|
|
NVIOCTL_CHANNEL_OBJ_CLASSNUM_kepler = 0xA140,
|
|
NVIOCTL_CHANNEL_OBJ_CLASSNUM_DMA = 0xB0B5,
|
|
NVIOCTL_CHANNEL_OBJ_CLASSNUM_channel_gpfifo = 0xB06F
|
|
};
|
|
|
|
//Used with nvioctlChannel_SetPriority().
|
|
enum nvioctl_channel_priority {
|
|
NVIOCTL_CHANNEL_PRIORITY_low = 0x32,
|
|
NVIOCTL_CHANNEL_PRIORITY_medium = 0x64,
|
|
NVIOCTL_CHANNEL_PRIORITY_high = 0x96
|
|
};
|
|
|
|
Result nvioctlNvhostCtrl_EventSignal(u32 fd, u32 event_id);
|
|
Result nvioctlNvhostCtrl_EventWait(u32 fd, u32 unk0, u32 unk1, s32 timeout, u32 event_id, u32 *out);
|
|
Result nvioctlNvhostCtrl_EventRegister(u32 fd, u32 event_id);
|
|
|
|
Result nvioctlNvhostCtrlGpu_ZCullGetCtxSize(u32 fd, u32 *out);
|
|
Result nvioctlNvhostCtrlGpu_ZCullGetInfo(u32 fd, u32 out[40>>2]);
|
|
Result nvioctlNvhostCtrlGpu_GetCharacteristics(u32 fd, gpu_characteristics *out);
|
|
Result nvioctlNvhostCtrlGpu_GetTpcMasks(u32 fd, u32 inval, u32 out[24>>2]);
|
|
Result nvioctlNvhostCtrlGpu_GetL2State(u32 fd, nvioctl_l2_state *out);
|
|
|
|
Result nvioctlNvhostAsGpu_BindChannel(u32 fd, u32 channel_fd);
|
|
Result nvioctlNvhostAsGpu_AllocSpace(u32 fd, u32 pages, u32 page_size, u32 flags, u64 align, u64 *offset);
|
|
Result nvioctlNvhostAsGpu_MapBufferEx(u32 fd, u32 flags, u32 kind, u32 nvmap_handle, u32 page_size, u64 buffer_offset, u64 mapping_size, u64 input_offset, u64 *offset);
|
|
Result nvioctlNvhostAsGpu_GetVARegions(u32 fd, nvioctl_va_region regions[2]);
|
|
Result nvioctlNvhostAsGpu_InitializeEx(u32 fd, u32 big_page_size);
|
|
|
|
Result nvioctlNvmap_Create(u32 fd, u32 size, u32 *nvmap_handle);
|
|
Result nvioctlNvmap_FromID(u32 fd, u32 id, u32 *nvmap_handle);
|
|
Result nvioctlNvmap_Alloc(u32 fd, u32 nvmap_handle, u32 heapmask, u32 flags, u32 align, u8 kind, void* addr);
|
|
Result nvioctlNvmap_GetID(u32 fd, u32 nvmap_handle, u32 *id);
|
|
|
|
Result nvioctlChannel_SetNvmapFd(u32 fd, u32 nvmap_fd);
|
|
Result nvioctlChannel_SubmitGPFIFO(u32 fd, nvioctl_gpfifo_entry *entries, u32 num_entries, u32 flags, nvioctl_fence *fence_out);
|
|
Result nvioctlChannel_AllocObjCtx(u32 fd, u32 class_num, u32 flags);
|
|
Result nvioctlChannel_ZCullBind(u32 fd, u32 in[4]);
|
|
Result nvioctlChannel_SetErrorNotifier(u32 fd, u64 offset, u64 size, u32 nvmap_handle);
|
|
Result nvioctlChannel_SetPriority(u32 fd, u32 priority);
|
|
Result nvioctlChannel_AllocGPFIFOEx2(u32 fd, u32 num_entries, u32 flags, u32 unk0, u32 unk1, u32 unk2, u32 unk3, nvioctl_fence *fence_out);
|
|
Result nvioctlChannel_SetUserData(u32 fd, void* addr);
|
|
|